What is L2 (Level 2) cache memory?

Most PCs are offered with a Level 2 cache to bridge the processor/memory performance gap. Level 2 cache – also referred to as secondary cache) uses the same control logic as Level 1 cache and is also implemented in SRAM.

Level 2 cache typically comes in two sizes, 256KB or 512KB, and can be found, or soldered onto the motherboard, in a Card Edge Low Profile (CELP) socket or, more recently, on a COAST (“cache on a stick”) module. The latter resembles a SIMM but is a little shorter and plugs into a COAST socket, which is normally located close to the processor and resembles a PCI expansion slot. The Pentium Pro deviated from this arrangement, siting the Level 2 cache on the processor chip itself.

The aim of the Level 2 cache is to supply stored information to the processor without any delay (wait-state). For this purpose, the bus interface of the processor has a special transfer protocol called burst mode. A burst cycle consists of four data transfers where only the address of the first 64 are output on the address bus. The most common Level 2 cache is synchronous pipeline burst.

To have a synchronous cache a chipset, such as Triton, is required to support it. It can provide a 3-5% increase in PC performance because it is timed to a clock cycle. This is achieved by use of specialised SRAM technology which has been developed to allow zero wait-state access for consecutive burst read cycles. Pipelined Burst Static RAM (PB SRAM) has an access time in the range 4.5 to 8 nanoseconds (ns) and allows a transfer timing of 3-1-1-1 for bus speeds up to 133MHz. These numbers refer to the number of clock cycles for each access of a burst mode memory read. For example, 3-1-1-1 refers to three clock cycles for the first word and one cycle for each subsequent word.

For bus speeds up to 66MHz Synchronous Burst Static RAM (Sync SRAM) offers even faster performance, being capable of 2-1-1-1 burst cycles. However, with bus speeds above 66MHz its performance drops to 3-2-2-2, significantly slower than PB SRAM.

There is also asynchronous cache, which is cheaper and slower because it isn’t timed to a clock cycle. With asynchronous SRAM, available in speeds between 12 and 20ns, all burst read cycles have a timing of 3-2-2-2 on a 50 to 66MHz CPU bus, which means that there are two wait-states for the lead-off cycle and one wait-state for the following three transfers of the burst cycle.

Latest Articles

31microdrive.jpg

Hard Disk MicroDrives

GMR technology was a key feature of IBM's (the company's hard disk drive business was subsequently acquired by Hitachi Global Storage Technologies in 2002) revolutionary Microdrive device, launched in mid-1999. The world’s smallest, lightest one-inch hard drive was invented at … [Read More...]

25amd-k6.jpg

AMD K6

For many years Advanced Micro Devices (AMD), like Cyrix, had made 286, 386 and 486 CPUs that were directly derived from Intel's designs. The K5 was the company's first independently created x86 processor, and one for which AMD had held high … [Read More...]

cloud security

The Ins and Outs of Cloud Security

IT providers are heavily pushing the benefits of the cloud. They talk about its conveniences, it reduction in cost of ownership and its flexibility. But, they rarely mention the security details that go along with it. That is because if you think about it you are moving your data to a third party. … [Read More...]

Virus Guides

malware4.png

FusionPlayer

The whole premise of FusionPlayer is that it will let you create media play lists using videos on the computer and videos from the Internet. That is its hook and the incentive to install the program. The truth is, however, this is a PUP (potentially … [Read More...]

malware3.jpg

Browser Security Removal

A program called Browser Security has to be a good idea, right? Its advertised to protect you online afterall. Well, the truth is that this is one program that you want to stay away from and remove as soon as possible. This program is distributed … [Read More...]